





A Constraint Satisfaction Approach for Programmable Logic Detailed Placement

Andrew Mihal and Steve Teig
SAT 2013




Programmable Logic Devices

Programmability




Performance


Lookup Table Fabric



Interconnect






Input: Circuit Netlist




Output: Config Bits

Mapping






Programming Toolchain




Detailed Placement




- No Overlaps
- Congestion, Routability
- Timing


Fixing an Overlap



Everybody Shuffle



Steps Look Bad in Isolation




Why not SAT?



- Problem space is too big
 - Components × Sites
 - LUT Permutations
 - Multiple Routing Variations
 - Retiming
 - 3D Fabric with Transparent Latches
- Optimization Goals
 - Timing
 - Congestion

- SAT Formulation
 - Routability Constraints
 - Timing Constraints
- Practicality
 - Dynamic constraint generation
 - Domain-specific variable selection order
 - A*-style future cost clauses
 - Search-and-Repair strategy

Placement Variables




LUT Permutations




exactlyOne

Pin	Permutation					
	P ₀	P ₁	P ₂	P ₃	P ₄	P ₅
in0	a	a	b	b	c	c
in1	b	c	a	c	a	b
in2	c	b	c	a	b	a


LUT Permutations




Complete Edge Placement




$$(V_{BX} \wedge V_{CY} \wedge P_{C\pi}) \rightarrow C$$




Edge Delays



$$(V_{BX} \wedge V_{CY} \wedge P_{C\pi}) \rightarrow D_{BC} = d_{XY[0]}$$




Timing Constraints




Path	Constraint
ABCD	$D_{AB} + D_{BC} + D_{CD} \leq \tau$
ABECD	$D_{AB} + D_{BE} + D_{EC} + D_{CD} \leq \tau$
ABEF	$D_{AB} + D_{BE} + D_{EF} \leq \tau$
FEF	$D_{FE} + D_{EF} \leq \tau$
FECD	$D_{FE} + D_{EC} + D_{CD} \leq \tau$

Static Timing Analysis




$$\text{Arrival}_C = \max (D_{AB} + D_{BC}, \\ D_{AB} + D_{BE} + D_{EC}, \\ D_{FE} + D_{EC})$$

$$\text{Required}_C = \min (\tau - D_{CD}, \\ \dots)$$



Arrival and Required Equations



$$\text{Arr}_C = \max(\text{Arr}_B + D_{BC}, \\ \text{Arr}_E + D_{EC})$$


$$\text{Req}_C = \min (\text{Req}_D - D_{CD})$$

$$\text{Arr}_C \geq \text{Arr}_B + D_{BC}$$


$$\text{Arr}_C \geq \text{Arr}_E + D_{EC}$$

$$\text{Req}_C \leq \text{Req}_D - D_{CD}$$

Difference Logic Formulation




$$\text{Arr}_N \leq \text{Req}_N$$




$$\begin{aligned}
 & (\text{V}_{Bx} \wedge \text{V}_{CY} \wedge \text{P}_{C\pi}) \rightarrow \\
 & (\text{Arr}_C - \text{Arr}_B \geq d_{XY}) \\
 & \wedge (\text{Req}_B - \text{Req}_C \leq -d_{XY})
 \end{aligned}$$

Timeline




Quantized Arr/Req Times



Vertical Chain Clauses


$$(\neg E_{A_n} + E_{A_{n+1}})$$




Horizontal Chain Clauses





$$\begin{aligned}
 & (V_{BX} \wedge V_{CY} \wedge P_{C\pi}) \rightarrow \\
 & (\text{Arr}_C - \text{Arr}_B \geq d_{XY}) \\
 & \wedge (\text{Req}_B - \text{Req}_C \leq -d_{XY})
 \end{aligned}$$

$$\begin{aligned}
 & (V_{BX} \wedge V_{CY} \wedge P_{C\pi}) \rightarrow \\
 & \bigwedge_n (E_{Bn} + \neg E_{Cn+\Delta})
 \end{aligned}$$


Timing Violation Example




Edge Placement Options


$$(v_{BX} \wedge v_{CY} \wedge p_{C\pi}) \rightarrow (\dots)$$


Dynamic Constraint Generation



$$\begin{aligned}
 & (V_{BX} \wedge V_{CY} \wedge P_{C\pi}) \rightarrow (\dots) \\
 & (\neg V_{BX} + \neg V_{CY} + \dots)
 \end{aligned}$$



Components							
Sites	0	0	0	0	0	1	0
	0	0	0	0	0	0	0
	0	0	0	0	0	0	0
	0	0	0	0	0	0	0

subspace where $(\neg V_{BX} + \neg V_{CY} + \dots)$ is relevant

- Choose LUT placements V_{AX} before permutations $P_{A\pi}$

Placement VSIDS Heap:


$V_{AX} \mid V_{BX} \mid V_{CY} \mid \dots$

Permutation VSIDS Heap:

$P_{A1} \mid P_{B0} \mid P_{B2} \mid \dots$

- Initialize variable activities
 - Favor placing components on original sites
 - Favor leaving permutations unchanged
 - Favor placing components on deep critical paths first


Future Cost Clauses





$(V_{BX} \wedge V_{CY} \wedge P_{C0}) \rightarrow D_{BC} = 500\text{ps}$

$(V_{BX} \wedge V_{CY} \wedge P_{C1}) \rightarrow D_{BC} = 455\text{ps}$

$(V_{BX} \wedge V_{CY} \wedge P_{C2}) \rightarrow D_{BC} = 430\text{ps}$



Future Cost Clauses



Results: Annealer vs. SAT

Design	LUTs	Annealing		SAT	
		Runtime	Freq	Runtime	Freq
camellia256	89341	1.0	1.0	0.054	1.14
sudoku	17784	1.0	1.0	0.266	1.49
dct	17199	1.0	1.0	2.526	1.52
wishbone	12775	1.0	1.0	0.028	1.03
fpudouble	12660	1.0	1.0	0.346	1.39
aes	5818	1.0	1.0	2.179	1.20
r2000sc	5095	1.0	1.0	0.788	1.28
sha256	3368	1.0	1.0	0.106	1.14

Results: Dynamic Constraint Generation


Design	LUTs	Dynamic			No Dynamic	
		Runtime	Vars	Clauses	Runtime	Clauses
camellia256	89341	1.0	751k	30k	30.29	8099k
sudoku	17784	1.0	758k	31k	7.40	743k
dct	17199	1.0	1512k	116k	4.49	8153k
wishbone	12775	1.0	1081k	25k	25.53	17449k
fpudouble	12660	1.0	1598k	74k	4.06	3730k
aes	5818	1.0	908k	24k	2.71	5070k
r2000sc	5095	1.0	1404k	40k	7.95	22285k
sha256	3368	1.0	2100k	39k	11.68	16908k

Results: Variable Order and A* Clauses

		No Var Order		No A* Clauses	
Design	LUTs	Runtime	Freq	Runtime	Freq
camellia256	89341	5.31	0.89	1.18	1.00
sudoku	17784	5.25	0.97	1.08	1.00
dct	17199	8.37	0.94	1.65	1.06
wishbone	12775	5.00	0.99	1.45	1.00
fpudouble	12660	6.73	0.82	2.41	1.09
aes	5818	7.45	0.99	1.17	1.00
r2000sc	5095	8.71	0.99	1.84	1.00
sha256	3368	10.96	1.00	1.19	1.00

Switching from SAT to SMT

- Quantized arr/req times and delays overconstrain the problem



Summary

- First use of SAT for Detailed Placement
- Encoding is not enough to make it practical
- Exploit natural subdivisions in the problem space
- SMT version currently deployed in a production placement tool at Tabula